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Abstract—In this paper we revisit the theory of negative
capacitance, in a (i) standalone ferroelectric, (ii) ferroelectric-
dielectric, and (iii) ferroelectric-semiconductor series combina-
tion, and show that it is important to minimize the total Gibbs
free energy of the combined system (and not just the free energy
of the ferroelectric) to obtain the correct states. The theory is
explained both analytically and using numerical simulation, for
ferroelectric materials with first order and second order phase
transitions. The exact conditions for different regimes of opera-
tion in terms of hysteresis and gain are derived for ferroelectric-
dielectric combination. Finally the ferroelectric-semiconductor
series combination is analyzed to gain insights into the possibility
of realization of steep slope transistors in a hysteresis free manner.
I. INTRODUCTION
Reducing the supply voltage while maintaining the perfor-
mance is one of the key focus areas of current device research,
which would enable reduction of power consumption up to the
system level [1]. It is well known that the long high energy
tail of the Fermi-Dirac distribution of carrier population at
the source junction does not allow the MOSFET current to
be changed by any more than a decade for every 60 mV
change in the gate voltage at room temperature. This is a
fundamental bottleneck of MOSFET operation that limits the
supply voltage scaling. Ways to beat this subthreshold slope
limit of 60 mV/decade have been intensely investigated in the
past [2]-[6].
To this end, ferroelectric negative capacitance FET (Ferro-
FET) was proposed [6] where the gate insulator of a MOSFET
is replaced by a ferroelectric material. With an increase in
the gate voltage (over a certain range), the internal “negative
capacitance” of the ferroelectric forces the voltage drop across
itself to decrease, which in turn increases the channel surface
potential of the semiconductor by a value which is more
than the change of the gate voltage. Such a gain mechanism
between the external gate voltage and the internal channel
surface potential allows for a larger change in drain current
than what is predicted by 60 mV/decade, even though the
current-surface potential relationship is still limited by the tail
of the Fermi-Dirac distribution [6]-[16].
One question that is frequently asked in this context is
whether it is possible to maintain such voltage gain in a
hysteresis free way so as to achieve the eventual goal of
reducing supply voltage of digital logic. In the recent past,
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there have been a number of efforts to investigate this, both
theoretically [6]-[11] and experimentally [12]-[13]. However,
a clear understanding of the mechanism of such devices is
still lacking in the literature, which is partly due to the solution
methodology typically adopted - by minimizing the Gibbs free
energy for the ferroelectric and then equating the ferroelectric
polarization at the minimum energy point to the charge per
unit area of the series capacitance [6]-[11]. Unfortunately, this
does not necessarily minimize the total Gibbs free energy
of the combined system since both components (ferroelectric
and series capacitance) can have complex dependence of
free energy on appropriate state variable. It turns out that
although both the approaches gives rise to same results for
a linear capacitor placed in series with the ferroelectric, the
results can be quite different when the series capacitance is
non-linear in nature (for example, semiconductor channel).
Our aim in this paper is threefold: (i) to establish a theory
based on the minimization of Gibbs free energy of the whole
system, (ii) to find the exact conditions for hysteresis free
gain in a ferroelectric-dielectric series combination to check if
it is possible to have a design window for such operation,
and (iii) to understand a FerroFET operation using a one
dimensional FerroMOSCAP analysis to elucidate whether a
sub-60 mV/decade operation is possible in a hysteresis free
manner.
The rest of the paper is organized as follows: The method of
Gibbs free energy minimization is established using a simple
example of two linear dielectric capacitors in series in sec. II.
The concept of negative capacitance is then explained using
a single standalone ferroelectric capacitor in sec. III. This
is followed by a detailed analysis of ferroelectric-dielectric
series combination in sec. IV. The FerroMOSCAP analysis is
performed in sec. V, which is followed by discussion on some
practical aspects in sec. VI. Conclusions that can be drawn are
presented in sec. VII.
II. METHOD OF GIBBS FREE ENERGY MINIMIZATION
When a system is excited by an external stimulus X , and
if Y is an appropriate internal state variable, the system
reorganizes Y in such a manner that the Gibbs free energy
of the whole system is minimized. To explain this, we use
a simple example of two capacitors, with C1 and C2 being
the capacitance per unit area, connected in series and excited
by an external voltage V , as shown in the inset of Fig. 1.
For isothermal process and in the absence of any stress, the
Gibbs free energy (∆G) of a dielectric capacitor is just the
electrostatic energy
∫
D¯ · dE¯, where D¯ is the displacement
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Fig. 1. Gibbs free energy (∆G) of two capacitors (1 and 4 F/m2 in series,
with an applied bias V = 5 V. The individual Gibbs free energy of the two
capacitors (∆G1,2) and the battery (∆GB) are also shown. The minima of
∆G1,2 do not coincide with total free energy minimum.
vector and E¯ is the electric field. In this paper, we assume all
quantities to be uniform in-plane and perform one dimensional
analysis, removing the vector signs for simplicity. D then
becomes equal to the charge per unit area (Q) at the capacitor
plates. The ∆G of the combined system is given by
∆G =
Q2
2C1
+
Q2
2C2
−QV (1)
where V is the external supply voltage. For a given V , the
system will settle Q in such a way that ∆G is minimized,
i.e. ∂∆G∂Q = 0 and
∂2∆G
∂Q2 > 0, which gives rise to the well
known result of combined capacitance C = QV =
C1
C1+C2
. The
same result is readily obtained electrostatically by equating the
charges on the capacitor plates, i.e. C1(V −Vi) = C2Vi where
Vi is the internal node voltage. It’s interesting to note from Fig.
1 that when ∆G is minimized, both ∆G1 and ∆G2 are above
their individual minimum due to non-monotonic dependence
of ∆G1,2 on Q. This leads to an important conclusion that
when a system stabilizes in its Gibbs free energy minimum, the
subsystems may not necessarily be in their individual energy
minimum with respect to the internal state variable.
III. A STANDALONE FERROELECTRIC CAPACITOR
Using the phenomenological treatment of Landau, and ig-
noring any surface and domain boundary effect, the Gibbs free
energy of the ferroelectric capacitor is given by [17]
∆Gf = tf × (α1Q2 + α11Q4 + α111Q6 − EfQ) (2)
where Ef is the constant field within the ferroelectric and
is an independent excitation variable. Q is charge per unit
area of the capacitor plate, and αi are the Landau coeffi-
cients of the ferroelectric and are summarized in Table I for
PbZr0.48Ti0.52O3 (PZT) [18] and BaTiO3 (BTO) [19]. Using
∂∆Gf
∂Q = 0, we find
Ef = 2α1Q+ 4α11Q
3 + 6α111Q
5 (3)
The results are summarized for PZT in Fig. 2, which shows
that as Ef is increased from a large negative value, the free
energy of the ferroelectric increases, and the system gradually
TABLE I
LIST OF LANDAU PARAMETERS FOR PZT AND BTO AT T=300K.
Parameters PZT [18] BTO [19]
α1 (mF−1) −5.2393× 107 −3.2851× 107
α11 (m5F−1C−2) 5.8252× 107 −6.300× 108
α111 (m9F−1C−4) 1.5039× 108 4.3000× 109
moves from stable (green dot) to metastable state (black dot).
On further increase of electric field, the ferroelectric remains
in the metastable state as long as there is an energy barrier
between the current state and the newly created stable state.
Finally, the ferroelectric reaches the red dot point at an electric
field equal to the coercive field, where all energy barrier
is removed and the polarization of the ferroelectric abruptly
changes as it moves to the other free energy minimum. In
the process of such a hysteretic polarization jump, the ferro-
electric exhibits a transient negative capacitance as it moves
through the states where ∂
2∆G
∂Q2 < 0. However, a standalone
ferroelectric does not traverse the negative slope portion in
the Q-Ef curve [red solid line in Fig. 2(a)-(b)], since this line
corresponds to the locus of the local maxima in the free energy
landscape where the ferroelectric is not allowed to stabilize.
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Fig. 2. (a): ∆G of a standalone Pb0.52Zr0.48TiO3 (PZT) capacitor, plotted
as a function of Q for varying electric field. (b): Q and (c): ∆G, plotted
as a function of electric field across it. The green, black and red dots show
absolutely stable, metastable and unstable states.
IV. A FERROELECTRIC CAPACITOR IN SERIES WITH A
CONSTANT CAPACITOR
This situation is schematically shown in Fig. 3. It has been
proposed in the past [6] that the negative capacitance can
be accessed in a hysteresis free way by adding a dielectric
capacitor in series. Such a combination has been generally
analyzed [6]-[11] by first minimizing the Gibbs free energy of
the ferroelectric assuming the electric field within the ferro-
electric (Ef ) is the independent excitation, and then equating
the polarization at the ferroelectric free energy minimum to
the charge per unit area of the capacitor plate. Such an
approach does not necessarily minimize the total ∆G of the
ferroelectric/dielectric combination.
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Fig. 3. Flow chart explaining the numerical simulation methodology to find
states for a combined ferroelectric-dielectric system.
Before discussing further we state few assumptions that
we take in the analysis presented in the rest of the paper:
(i) The ferroelectric is perfectly uniform and is governed by
the bulk expression in Eq. 2. Any relaxation due to domain
boundaries is ignored. (ii) The ferroelectric-dielectric has a
perfect interface with no added strain or charge. (iii) The
leakage current through the whole stack is negligible.
The Gibbs free energy of the ferroelectric/dielectric combi-
nation under applied bias V is given by
∆G = tf
[
α1Q
2 + α11Q
4 + α111Q
6
]
+
Q2
2C
−QV (4)
where tf is the thickness of the ferroelectric film, C = 0c/tc,
0 is the permittivity of free space, c is dielectric constant,
and tc is the thickness of the dielectric film. Using ∂∆G∂Q = 0,
we get
V = (2α1tf +
1
C
)Q+ 4α11tfQ
3 + 6α111tfQ
5 (5)
Note that the condition in Eq. 5 only dictates that ∆G
is at an extremum. To make sure that ∆G is minimized,
we need ∂
2∆G
∂Q2 > 0, which in turn confirms that the net
differential capacitance (CT ) of the whole system is positive
since CT = [∂
2∆G
∂Q2 ]
−1. We can solve Eq. 5 to obtain the states
of the combined system at a given V .
A. Condition for hysteresis-free operation
Noting that the primary cause for hysteresis in a system
is the existence of two free energy minima separated by
an energy barrier, we argue that the sufficient condition for
hysteresis-free operation is that the system should have only
one free energy minimum. Mathematically, this would mean
that the ∆G-Q curve (which is a polynomial of degree 6) will
have less than two points of inflection, or the equation
∂2∆G
∂Q2
= 0 (6)
will have less than two solutions for real Q. Using Eq. 4, Eq.
6 becomes
Q4 +
2α11
5α111
Q2 +
1
30α111
(2α1 +
1
Ctf
) = 0 (7)
which gives
Q2 =
1
2
[
− 2α11
5α111
±
√( 2α11
5α111
)2
− 2
15α111
(
2α1 +
1
Ctf
)]
(8)
1) Case I - Second order phase transition (α11 > 0, α111 >
0): From Eq. 8, by observation, Q has no real solution for
1
Ctf
> −2α1 (9)
which corresponds to absence of points of inflection, leading
to hysteresis-free operation with a single minimum. As a sanity
check, this condition also ensures that the coefficient of Q in
Eq. 5 is positive. On the other hand, for 1Ctf < −2α1, Q
will have only 2 real solutions corresponding to conventional
bistable ∆G-Q curve.
2) Case II - First order phase transition (α11 < 0, α111 >
0): (i) For no real solution of Q, the term under the square
root is less than zero, which reduces to
1
Ctf
> −2α1 + 6α
2
11
5α111
(10)
for hysteresis free operation.
(ii) For only 2 real solutions of Q (which correspond to
bistable states as in case I),
− 2α11
5α111
−
√( 2α11
5α111
)2
− 2
15α111
(
2α1 +
1
Ctf
)
< 0
which reduces to
1
Ctf
< −2α1 (11)
which is exactly the same condition we obtained for α11 > 0.
(iii) For −2α1 < 1Ctf < −2α1 +
6α211
5α111
, there exist 4 points
of inflection for real values of D, which correspond to three
minima in ∆G leading to two hysteresis windows.
B. Condition for differential gain
For enhancement in capacitance (or differential voltage
gain), we must have CT > C. Again using the fact that
CT = [
∂2∆G
∂D2 ]
−1, we obtain the following inequality:
Q4 +
2α11
5α111
Q2 +
α1
15α111
< 0 (12)
This leads to a certain range of operation where we expect to
have capacitance gain:
0 < Q2 < − α11
5α111
+
√( α11
5α111
)2
− α1
15α111
(13)
This same condition holds good for both first and second order
ferroelectric materials.
Although we were able to treat the problem analytically
owing to simple linear nature of the charge-voltage relation
of the dielectric capacitor, for a more general analysis, we
4TABLE II
SUMMARY OF CONDITIONS FOR DIFFERENT REGIMES OF OPERATION IN FERROELECTRIC-DIELECTRIC SERIES COMBINATION.
Regime of operation α11 > 0, α111 > 0 α11 < 0, α111 > 0
Hysteresis free (single minimum) (R1) 1
Ctf
> −2α1 1Ctf > −2α1 +
6α211
5α111
Hysteretic (double minima) (R2) 1
Ctf
< −2α1 1Ctf < −2α1
Hysteretic (three minima) (R3) - −2α1 < 1Ctf < −2α1 +
6α211
5α111
need numerical simulation. The steps are shown in Fig. 3.
At a given external voltage V , we choose charge Q as the
internal state variable and create a look-up table based on
the general charge-Gibbs free energy relation of the generic
capacitor C and the ferroelectric. The total ∆G is then found
as ∆G = ∆Gf + ∆Gc + ∆GB , where ∆GB is the free
energy of the power supply. We choose all Q = Q0 for which
the total Gibbs free energy ∆G has extrema, of which the
minima correspond to either stable or metastable states, and
the maxima correspond to the unstable states (hence ignored).
Figures 4 summarizes the results for varying thickness of
PZT (with α11 > 0) deposited on 25nm thick SrTiO3 (STO).
Dielectric constant (c) of STO is assumed to be 200. The
thickness of the PZT layer in the top, middle and bottom
rows are 10nm, 100nm and 150nm, respectively. We clearly
see that the total ∆G maintains its single minimum character
for top and middle rows, leading to hysteresis free operation.
The corresponding charge per unit area (Q) plot in Fig. 4(b)
and (f) indicate that the PZT goes through negative capacitance
(negative slope of the Q-Vf plot in red where Vf is the voltage
drop across the ferroelectric) regime, although the slope for
the whole system (Q-V plot) remains positive (in blue), in
agreement with the single minimum ∆G plot in Fig. 4(a) and
(e). When the ferroelectric layer is very thick, ∆Gc cannot
completely compensate the double minimum behavior of ∆Gf
[Fig. 4(i)] and thus the combined system shows hysteretic
character as observed in Fig. 4 (j). In Fig. 4(c), (g) and (k),
the corresponding internal node voltages Vi are plotted as a
function of external voltage V showing quasi-linear dielectric,
hysteresis-free gain, and hysteretic behavior, respectively. This
point is further clarified in the differential capacitance plots in
the last column (d, h, and l), where the total capacitance (CT )
becomes larger than the dielectric series capacitance (C) in a
hysteresis-free way in (d) and (h), and with hysteresis in (l).
For the case of α11 < 0, we choose the example of
varying thickness of BaTiO3 (BTO) on 25nm STO, and the
results are summarized in Fig. 5 based on Landau parameters
listed in Table I from ref. [19]. We clearly observe three
different regimes of operation, in accordance with Table II.
One important difference from the α11 > 0 case is that
the gain region splits away symmetrically from V = 0 and
appears at some nonzero ±V . With larger tf , correspondingly
two hysteresis windows open up, and eventually with further
increment of tf , they converge to a single large hysteresis
window.
C. Peak capacitance in hysteresis-free operation
In the case of hysteretic jump, there is an abrupt change
in charge, which gives rise to infinite differential capacitance
at the steep jump point. On the other hand, in the case of
hysteresis free operation, we can find the peak capacitance by
noting that the total capacitance CT as
1
CT
=
∂2∆G
∂Q2
= tf (30α111Q
4 + 12α11Q
2 + 2α1) +
1
C
(14)
Clearly, CT is maximum when
Q(5α111Q
2 + α11) = 0 (15)
which is satisfied for either Q = 0 or Q = ±(− α115α111 )1/2.
Noting that for CT to be maximum, we need ∂
2
∂Q2 (
1
CT
) =
360α111tf +24α11tf > 0, we easily find that for second order
ferroelectric (α11 > 0), we obtain maximum CT at Q = 0.
On the other hand, for first order ferroelectric (α11 < 0), the
maximum is reached for Q = ±(− α115α111 )1/2. Clearly, CT is
single peak function for second order ferroelectric materials
where, while for first order ferroelectric materials, it exhibits
a double peak characteristics at symmetric V . This is in
agreement with our observation in Fig. 4(h) and also in Fig.
5. The corresponding maximum capacitance is given by
CmaxT =

[
1
C + 2α1tf
]−1
if α11 > 0,[
1
C + 2α1tf − 6α
2
11
5α111
tf
]−1
if α11 < 0
which is in excellent agreement with the simulation predicted
peak capacitance in Fig. 4(h).
V (V)
Q
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C
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)
tf=150nmtc=25nm (STO)
Fig. 5. Q-V characteristics of a varying thickness ferroelectric (BTO) with
first order phase transition (α11 < 0, α111 > 0), placed in series with
25nm thick STO showing transition from hysteresis-free to double-hysteresis
window to single hysteresis window regimes.
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Fig. 4. Characteristics of varying thickness ferroelectric (PZT) with second order phase transition (α11 > 0, α111 > 0) in series with 25 nm thick STO.
Top row (a)-(d): tf=25nm, middle row (e)-(h): tf=100nm, and bottom row (i)-(l): tf=150nm. (a), (e) and (i): ∆G of the whole system, plotted as a function
of internal node voltage Vi, for different applied bias V . (b), (f), (j): Q-V and Q-Vf are shown in blue and red, respectively, where Vf is the voltage drop
across the ferroelectric. In (b) and (f), although the PZT exhibits negative capacitance (in red), the overall capacitance remains positive (in blue) due to the
single minimum character of the ∆G. There is an unstable portion of the Q-V curve in (j) resulting in hysteretic jumps. (c), (g), (k): The internal node
voltage Vi is shown as a function of input voltage V . (d), (h), (l): The capacitance (C) of the STO and the total capacitance (CT ) of the PZT/STO stack.
V. A FERROELECTRIC CAPACITOR IN SERIES WITH A
SEMICONDUCTOR (FERROMOSCAP)
We now turn our attention to what happens when a semi-
conductor is in series with a ferroelectric in a MOSCAP
configuration. The primary difference with the previous case is
that the areal charge density in the semiconductor is no more
a linear function of voltage, rather a more complex function
given by [20]:
Q = ±
√
2skBTNA
[(
e−φ
′
s+φ′s−1
)
+
n2i
N2A
(
eφ
′
s−φ′s−1
)]1/2
(16)
where φ′s =
qφs
kBT
, φs is the surface potential, s is the dielectric
constant of the semiconductor, kB is the Boltzmann constant,
T is the temperature, NA is the doping density and ni is
the intrinsic carrier concentration. We use similar method as
described in the flow chart in Fig. 3 for numerical simulation
of the FerroMOSCAP structure. The fact that this charge is sig-
nificantly less when compared with the typical charge across
the ferroelectric for a wide range of input voltage, the charge-
voltage relationship becomes distorted for the whole system.
The semiconductor surface potential (φs) and the charge per
unit area (Q) of the ferroMOSCAP are shown in Fig. 6 as a
function of gate voltage V for different semiconductor doping
(NA) and PZT thickness (tf ) combinations. The system may
encounter different unstable regions, which correspond to the
local maxima in total ∆G and we explicitly show them in Fig.
6 by the negative slope regions in φs. Such instabilities are
accompanied by a hysteretic jump in φs, as indicated by the
arrows. Larger substrate doping slows down the building up
of charge in the system (with V > 0) which in turn results
in wider hysteresis window. On the other hand, thickness of
the ferroelectric controls the return path, with larger hysteresis
window for larger tf , as expected. It’s important to note that,
for simplicity, we have assumed same Landau parameters for
different thickness of PZT in Fig. 6.
To gain insights into such Q-V characteristics, in Fig. 7,
we show the ∆G of the whole system as a function of φs
for similar conditions as the red traces in Fig. 6(a),(b). The
two strong minima on the left and the right in Fig. 7(a) are
primarily governed by the strong ferroelectric polarization.
However, the seemingly flat portion in the energy landscape
can actually possesses a number of local minima [Fig. 7(b)],
which are governed by the way the charge is modulated in the
semiconductor. In particular, as V is increased from a large
negative value, the system stabilizes itself at the accessible
minimum in ∆G for every V , and φs is traced accordingly.
This is explained in Fig. 7 by the open (forward sweep) and
closed (reverse sweep) circles, which correspond to the sweeps
indicated in red in Fig. 6(a) and (b).
VI. DISCUSSION
Before we conclude, let us discuss some important points:
6(a)
V(V)
(c)
f
s
(V
)
tf=2, 20, 40 (nm)
NA=10
14 cm-3
NA=1.45x10
10, 1014 , 1016 (cm-3)
tf=2 (nm)
V(V)
f
s
(V
)
fs (V)
Q
 (
C
/m
2
)
Q
 (
C
/m
2
)
fs (V)
(b) (d)
Fig. 6. (a): Surface potential (φs) versus applied gate bias (V ) and (b): charge per unit area (Q) versus surface potential (φs) for PZT/Si stack with different
PZT thickness tf . NA is kept fixed at 1014 cm−3. Any gate leakage due to low band offset between PZT and Si has been neglected. The negative slopes in
all the plots correspond to local maxima in the total ∆G of the system (shown in Fig. 7) and hence unstable, forcing hysteretic jumps shown by the dotted
arrows. The black dashed-dotted lines in (a) indicate unity gain (corresponding to 60 mV/decade). (c)-(d): tf is kept fixed at 2nm, and doping density in Si
is varied as intrinsic, 1014 cm−3 and 1016 cm−3.
Increasing V
D
G
 (
J/
m
2
)
fs (V) fs (V)
Increasing V
tf=20nm
NA= 10
14/cm3
V=-0.5, -0.2, 0.2, 0.75, 1.2, 2.0
: forward sweep
: reverse sweep
(a) (b)
Fig. 7. Total ∆G of the PZT/Si stack [with same conditions as the red curves in Fig. 6(a), (b)] plotted as a function of surface potential φs for different
gate voltage V . The relatively flat portion in (a) is zoomed in (b) to show the local minima states which control the system as low gate bias. The open and
solid circles represent the state of the system in forward and reverse sweep, respectively, which is in agreement with Fig. 6(a) and (b).
(i) Effect of domains: In the whole analysis presented in
this paper, we ignored any domain and interface effect, which
in reality can significantly perturb the device characteristics.
For example, domain nucleations may result in non-uniform
feedback from the dielectric in series and hence the conditions
for the different regimes of operation as tabulated in Table II
may not be met exactly. As shown in [21], thinning down the
ferroelectric may be helpful to reduce such non-uniformity.
(ii) Leakage issues: When a dielectric capacitor is placed
in series with a ferroelectric, the ferroelectric forces a large
amount of charge across the dielectric, which can easily drive
the dielectric to operate close to breakdown. For example, with
a ferroelectric polarization of 50µC/cm2 and dielectric c of
50, the field across the dielectric capacitor is ∼10MV/cm.
A lower c or higher polarization will make the field even
higher. This may increase the leakage, particularly when the
ferroelectric has a relatively low barrier offset.
(iii) Region of operation: For a FerroFET, in the subthresh-
7old regime, the semiconductor offers a very small capacitance
and provides a large negative feedback to the ferroelectric
and it becomes difficult to extract an overall gain between
the surface potential and the external gate voltage. Thus sub-
60 mV/decade operation at subthreshold may be difficult to
achieve in such a configuration. However, when the transistor
is in inversion, the effective capacitance of the semiconductor
increases significantly providing a less negative feedback to
the ferroelectric. Thus above threshold voltage, the charge of
a FerroFET may be increased faster than typically achieved
in a conventional MOSFET. This can effectively reduce the
required overdrive voltage in a transistor helping to reduce
the overall supply voltage.
(iv) Requirement of low polarization ferroelectric: From
Fig. 6, it is clear that a complete hysteresis-free operation with
sufficient gain may be difficult to achieve under realistic dop-
ing conditions and ferroelectric thickness. To reduce the width
of the hysteresis window, it is important to look for very low
polarization ferroelectric which will allow the semiconductor
with its relatively low charge to control the Gibbs free energy
landscape of the ferroelectric-semiconductor combination. The
in-built depolarization field in the ferroelectric film at reduced
thickness can also help to achieve this.
VII. CONCLUSION
In conclusion, we have investigated three different configu-
rations, namely (i) a standalone ferroelectric, (ii) a ferroelectric
in series with a dielectric capacitor, and (iii) a ferroelectric in
series with a semiconductor. We pointed out that in all the
cases, it is important to minimize the total Gibbs free energy
of the whole system (and not just the ferroelectric) to reach to
the correct solution for the states. By using this methodology,
we found that it is possible to achieve hysteresis-free capaci-
tance enhancement in a ferroelectric-dielectric combination.
However, when a semiconductor is placed in series with
the ferroelectric, due to strong mismatch of charge between
the two, it becomes difficult to obtain such gain avoiding
hysteresis, particularly in the subthreshold regime, and hence
achieving a subthreshold slope below 60 mV/decade becomes
difficult to achieve in hysteresis free manner. However, such a
structure may be useful to reduce the overdrive voltage of
the transistor, eventually reducing the chip supply voltage.
Searching for ultra-thin, low polarization ferroelectric with a
large band offset with the semiconductor will have important
technological implications in this direction.
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